FIG. 1(a) MOS capacitor FIG. 1(c)




FIG. 1(b) MOS cap C-V relation




FIG. 2(a) FG capacitor

FIG. 2(c)





FIG. 2(b) FG C-V relation









FIG. 3(b) prior art PLA operation














FIG. 4(d)















FIG. 5(d)





## FIG. 5(e)





## FIG. 5(f)












































FIG. 9(a)




FIG. 9(b) program




FIG. 9(c) erase





FIG. 9(d) read








FIG. 9(g) prior art NOR FLASH array





...